Which of the signal can control bus arbitration logic in 8250?
MR
DDIS
INTR
RCLK
(B) DDIS
Explanation: