When the processor is executing simple data processing instructions, the pipeline enables one instruction to be completed every clock cycle, this is also called as