What is one disadvantage of an S-R flip-flop?
It has no Enable input
It has a RACE condition
It has no clock input
It has only a single output
(B) It has a RACE condition
Explanation:
