What is one disadvantage of an S-R flip-flop?
It has no enable input
It has an invalid state
It has no clock input
It has only a single output
(B) It has an invalid state
Explanation:
