The remaining address line of ______ bus is decoded to generate chip select signal
data
address
control bus
both (a) and (b)
(B) address
Explanation:
