The fetch and execution cycles are interleaved with the help of
architecture Clock
Special unit
Control unit
Modification in processor
(A) architecture Clock
Explanation:
