Memory access in RISC architecture is limited to instructions
CALL and RET
PUSH and POP
STA and LDA
MOV and JMP
(C) STA and LDA
Explanation: