How is memory accessed in RISC architecture?
load and store instruction
opcode instruction
memory instruction
bus instruction
(A) load and store instruction
Explanation:
