How buffers are enabled in the parallel ports?
by the data register
by data direction register
by individual control register
by data and individual control register
(B) by data direction register
Explanation: