A correct output is achieved from a master-slave J-K flip-flop only if its inputs are stable while the:
clock is LOW
slave is transferring
flip-flop is reset
clock is HIGH
(D) clock is HIGH
Explanation:
